





Texas **INSTRUMENTS** 

## SNx4HC574 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

### 1 Features


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Noninverting Outputs Drive Bus Lines Directly or Up to 15 LSTTL Loads
- Low Power Consumption, 80-µA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 22 ns •
- ±6-mA Output Drive at 5 V •
- Low Input Current of 1-µA Max •
- **Bus-Structured Pinout**
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

### 2 Description

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Device Information										
PART NUMBER	BODY SIZE (NOM)									
SN74HC574DW	SOIC (20)	12.80 mm × 7.50 mm								
SN74HC574DBR	SSOP (20)	7.20 mm × 5.30 mm								
SN74HC574N	PDIP (20)	25.40 mm × 6.35 mm								
SN74HC574NSR	SO (20)	15.00 mm × 5.30 mm								
SN74HC574PW	TSSOP (20)	6.50 mm × 4.40 mm								
SN54HC574J	CDIP (20)	26.92 mm × 6.92 mm								
SNJ54HC574FK	LCCC (20)	8.89 mm × 8.45 mm								
SNJ54HC574W	CFP (20)	13.72 mm × 6.92 mm								

For all available packages, see the orderable addendum at (1) the end of the data sheet.



**To Seven Other Channels** 

**Functional Block Diagram** 





## **Table of Contents**

1 Features 2 Description	
3 Revision History	
4 Pin Configuration and Functions	3
5 Specifications	. 4
5.1 Absolute Maximum Ratings	4
5.2 Recommended Operating Conditions	
5.3 Thermal Information	4
5.4 Electrical Characteristics	5
5.5 Timing Requirements	5
5.6 Switching Characteristics	6
5.7 Switching Characteristics	6
5.8 Operating Characteristics	6
6 Parameter Measurement Information	
7 Detailed Description	8

7.1 Overview	8
7.2 Functional Block Diagram	<mark>8</mark>
7.3 Device Functional Modes	<mark>8</mark>
8 Power Supply Recommendations	9
9 Layout	9
9.1 Layout Guidelines	
10 Device and Documentation Support	
10.1 Receiving Notification of Documentation Upda	ates10
10.2 Support Resources	10
10.3 Trademarks	10
10.4 Electrostatic Discharge Caution	10
10.5 Glossary	
11 Mechanical, Packaging, and Orderable	
Information	10

### **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cr	hanges from Revision G (December 2021) to Revision H (May 2022)	Page
•	Junction-to-ambient thermal resistance values increased. DW was 58 is now 109.1, DB was 70 is now N was 69 is now 84.6, NS was 60 is now 113.4, PW was 83 is now 131.8	,
Cł	hanges from Revision F (August 2003) to Revision G (December 2021)	Page



### **4** Pin Configuration and Functions

OE 1D 2D 3D 4D 5D	2 3 4 5 6	19 18 17 16 15	V <sub>CC</sub> 1Q 2Q 3Q 4Q 5Q
		16	4Q
5D	6		
6D		14	6Q
7D			7Q
8D		12	8Q
GND	10	11	CLK

J, W, DB, DW, N, NS, or PW package 20-Pin CDIP, CFP, SSOP, SOIC, PDIP, SO, or TSSOP Top View



20-Pin LCCC Top View



## 5 Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{l} < 0 \text{ or } V_{l} > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through each $V_{CC}$ or GND			±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **5.2 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN	54HC574		SN	SN74HC574		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V			0.5			0.5	0.5
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35			1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		V <sub>cc</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
tt	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **5.3 Thermal Information**

		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	122.7	84.6	113.4	131.8	°C/W
R <sub>0JC (top)</sub>	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W



### 5.3 Thermal Information (continued)

			SN74HC574								
		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)					
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT				
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W				
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W				

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.

#### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		V I	T,	<sub>A</sub> = 25°C		SN54H	C574	SN74H	C574			
PARAMETER			V <sub>cc</sub>	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT		
			2 V	1.9	1.998		1.9		1.9				
		I <sub>OH</sub> = –20 μA	4.5 V	4.4	4.499		4.4		4.4				
V <sub>OH</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V		
		I <sub>OH</sub> =6 mA	4.5 V	3.98	4.3		3.7		3.84				
		I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8		5.2		5.34				
	$V_{I} = V_{IH} \text{ or } V_{IL}$		2 V		0.002	0.1		0.1		0.1			
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
V <sub>OL</sub>				6 V		0.001	0.1		0.1		0.1	V	
		I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33			
		I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26		0.4		0.33			
lı	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA		
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±0.5		±10		±5	μA		
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } 0,$	I <sub>O</sub> = 0	6 V			8		160		80	μA		
Ci			2 V to 6 V		3	10		10		10	pF		

### **5.5 Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted)

		N	T <sub>A</sub> = 25	°C	SN54HC5	574	SN74HC574		
		V <sub>cc</sub>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V		6		4		5	
f <sub>clock</sub>	Clock frequency	4.5 V		30		20		24	MHz
		6 V		38		24		28	
		2 V	80		120		100		
t <sub>w</sub>	Pulse duration, CLK high or low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	100		150		125		
t <sub>su</sub>	Setup time, data before $CLK\uparrow$	4.5 V	20		30		25		ns
		6 V	17		26		21		
	Hold time, data after CLK↑	2 V	5		5		5		
t <sub>h</sub>		4.5 V	5		5		5		ns
		6 V	5		5		5		



#### 5.6 Switching Characteristics

over recommended operating free-air temperature range,	С	= 50	pF (unless	otherwise note	d)	(see Figure 6-1)
ever recommended operating nee an temperature range,	~ L	00			~,	

PARAMETER	FROM	то	v	T	= 25°C		SN54HC	574	SN74HC	574	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	11		4		5		
f <sub>max</sub>			4.5 V	30	36		20		24		MHz
			6 V	36	40		24		28		
		2 V		90	180		270		225		
t <sub>pd</sub>	t <sub>pd</sub> CLK	Any Q	4.5 V		28	36		54		45	ns
			6 V		24	31		46		38	
		OE Any Q 4	2 V		77	150		225		190	
t <sub>en</sub>	ŌĒ		4.5 V		26	30		45		38	ns
			6 V		23	26		38		32	
			2 V		52	150		225		190	
t <sub>dis</sub>	OE Any Q	Any Q	4.5 V		24	30		45		38	ns
			6 V		22	26		38		32	
			2 V		28	60		90		75	
t <sub>t</sub>		Any Q	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13	

### **5.7 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM	то	Vee	TA	= 25°C		SN54HC574	SN74F	IC574	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN MA	X MIN	MAX	UNIT
			2 V	6				5		
f <sub>max</sub>			4.5 V	30				24		MHz
		6 V	36				28			
			2 V		105	265	40	0	330	
t <sub>pd</sub>	CLK	Any Q	4.5 V		36	53	8	0	66	ns
			6 V		31	46	6	i8	57	
			2 V		95	235	35	5	295	
t <sub>en</sub>	ŌĒ	Any Q	4.5 V		32	47	7	'1	59	ns
			6 V		28	41	6	60	51	
			2 V		60	210	31	5	265	
t <sub>t</sub>		Any Q	4.5 V		17	42	6	3	53	ns
			6 V		14	36	Ę	i3	45	


### **5.8 Operating Characteristics**

T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop	No load	100	pF




#### **6** Parameter Measurement Information



PARA	PARAMETER		C <sub>L</sub> S1		S2	
t <sub>en</sub>	t <sub>PZH</sub>	1 kΩ	50 pF or	Open	Closed	
	t <sub>PZL</sub>	1 6 32	150 pF	Closed	Open	
<b>t</b>	t <sub>PHZ</sub>	<b>1 k</b> Ω	50 pF	Open	Closed	
t <sub>dis</sub>	t <sub>PLZ</sub>	1 K32	30 pr	Closed	Open	
t <sub>pd</sub> or	t <sub>t</sub>		50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES



#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. Cl includes probe and test-fixture capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
  - characteristics: PRR ≤ 1 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r$  = 6 ns,  $t_f$  = 6 ns.
  - D. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - H. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 6-1. Load Circuit and Voltage Waveforms



### 7 Detailed Description

### 7.1 Overview


These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

 $\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### 7.2 Functional Block Diagram



**To Seven Other Channels** 

#### Figure 7-1. Functional Block Diagram

#### 7.3 Device Functional Modes

(Each Flip-Flop)										
ŌĒ	CLK	OUTPUT Q								
L	↑	Н	Н							
L	Ť	L	L							
L	H or L	х	Q <sub>0</sub>							
н	Х	х	Z							



#### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



### **10 Device and Documentation Support**

#### **10.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/65604BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65604BRA	Samples
M38510/65604BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65604BRA	Samples
SN54HC574J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC574J	Samples
SN74HC574APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574A	Samples
SN74HC574DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574DBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC574N	Samples
SN74HC574NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC574N	Samples
SN74HC574NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SN74HC574PWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC574	Samples
SNJ54HC574FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HC 574FK	Samples
SNJ54HC574J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HC574J	Samples
SNJ54HC574W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54HC574W	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC574, SN74HC574 :

• Catalog : SN74HC574

• Military : SN54HC574

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



11-May-2023

• Military - QML certified for Military and Defense Applications

www.ti.com

Texas

NSTRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC574DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC574DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC574DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HC574NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC574NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC574PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC574PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC574PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2023



*All dimensions are nominal					. <u> </u>		
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC574APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC574DWR	SOIC	DW	20	2000	364.0	361.0	36.0
SN74HC574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC574NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC574NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC574PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74HC574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC574PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC574PWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HC574PWT	TSSOP	PW	20	250	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2023

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HC574N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC574NE4	N	PDIP	20	20	506	13.97	11230	4.32
SN74HC574PW	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54HC574FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54HC574W	W	CFP	20	1	506.98	26.16	6220	NA

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

### LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



## **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



## DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated