# NTB65N02R, NTP65N02R

## Product Preview **Power MOSFET 65 A, 24 V N-Channel TO-220, D<sup>2</sup>PAK**

### Features

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DSon</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Fast Switching

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C Unless otherwise specified)

| Parameter  | Symbol  | Value            | Unit            |
|--|---|------------------|-----------------|
| Drain-to-Source Voltage  | V <sub>DSS</sub>                                      | 24               | V <sub>dc</sub> |
| Gate-to-Source Voltage Continuous  | $V_{GS}$  | ±20              | V <sub>dc</sub> |
| Drain Current (Continuous @ $T_A = 25^{\circ}C$ (Note 3)<br>Single Pulse (tp = 10 $\mu$ s)   | I <sub>D</sub><br>I <sub>DM</sub>                     | 65<br>160        | A<br>A          |
| Total Power Dissipation @ $T_A = 25^{\circ}C$  | PD  | 78               | W               |
| Operating and Storage Temperature  | T <sub>J</sub> and<br>T <sub>stg</sub>                | –55 to<br>150    | °C              |
| Single Pulse Drain–to Source Avalanche<br>Energy – Starting T <sub>J</sub> =25°C<br>(V <sub>DD</sub> = 50 V <sub>dc</sub> , V <sub>GS</sub> = 5 V <sub>dc</sub> , I <sub>L</sub> = A <sub>pk</sub> , L = 1 mH,<br>R <sub>G</sub> = 25 $\Omega$ ) | E <sub>AS</sub>                                       | TBD              | mJ              |
| Thermal Resistance Junction-to-Case<br>Junction-to-Ambient (Note 1)<br>Junction-to-Ambient (Note 2)  | $f{R}_{	heta JC} \ f{R}_{	heta JA} \ f{R}_{	heta JA}$ | 1.6<br>67<br>120 | °C/W            |
| Maximum Lead Temperature for Soldering<br>Purposes, 1/8" from Case for 10 Seconds  | ΤL  | 260              | °C              |

 When surface mounted to an FR4 board using 1 inch pad size, (Cu Area 1.127 in<sup>2</sup>).

 When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).

3. Chip current capability limited by package.

### **PIN ASSIGNMENT**

| PIN | FUNCTION |
|-----|----------|
| 1   | Gate     |
| 2   | Drain    |
| 3   | Source   |
| 4   | Drain    |


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




### **ON Semiconductor®**

http://onsemi.com

65 A, 24 V R<sub>DS(on)</sub> = 8.3 mΩ (TYP)





xxxx = Specific Device Code Y = Year WW = Work Week

### **ORDERING INFORMATION**

| Device      | Package            | Shipping        |
|-------------|--------------------|-----------------|
| NTB65N02R   | D <sup>2</sup> PAK | 50 Units/Rail   |
| NTB65N02RT4 | D <sup>2</sup> PAK | 800 Tape & Reel |
| NTP65N02R   | TO-220AB           | 50 Units/Rail   |

### NTB65N02R, NTP65N02R

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C Unless otherwise specified)

| Characteristics   |   | Symbol               | Min          | Тур                  | Max                      | Unit                     |
|---|---|----------------------|--------------|----------------------|--------------------------|--------------------------|
| OFF CHARACTERISTICS   |   |                      |              | •                    |                          | •                        |
| Drain-to-Source Breakdown Voltage (N<br>( $V_{GS} = 0 V_{dc}, I_D = 250 \mu A_{dc}$ )<br>Temperature Coefficient (Positive)   | V(br) <sub>DSS</sub>  | 24<br>-              | 27.5<br>25.5 |                      | V <sub>dc</sub><br>mV/°C |                          |
| Zero Gate Voltage Drain Current<br>$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V_{dc})$<br>$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V_{dc}, T_J = 15$  | 0°C)  | I <sub>DSS</sub>     |              |                      | 1.5<br>15                | μA <sub>dc</sub>         |
| Gate–Body Leakage Current (V <sub>GS</sub> = $\pm 20$ V <sub>dc</sub> , V <sub>DS</sub> = 0 V <sub>dc</sub> )   |   | I <sub>GSS</sub>     | _            | -                    | ±100                     | nA <sub>dc</sub>         |
| ON CHARACTERISTICS (Note 4)   |   |                      |              |                      |                          |                          |
| Gate Threshold Voltage (Note 4)<br>$(V_{DS} = V_{GS}, I_D = 250 \ \mu A_{dc})$<br>Threshold Temperature Coefficient (Negative)  |   |                      | 1.0<br>_     | 1.5<br>-4.1          | 2.0<br>_                 | V <sub>dc</sub><br>mV/°C |
| $\begin{array}{l} \mbox{Static Drain-to-Source On-Resistance (Note 4)} \\ (V_{GS} = 4.5 \ V_{dc}, \ I_D = 15 \ A_{dc}) \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 20 \ A_{dc}) \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 30 \ A_{dc}) \end{array}$ |   |                      |              | 10.5<br>8.3<br>9.5   | 12.5<br>10.5<br>-        | mΩ                       |
| Forward Transconductance (Note 4)<br>( $V_{DS} = 10 V_{dc}$ , $I_D = 15 A_{dc}$ )   |   |                      | -            | 20                   | -                        | Mhos                     |
| DYNAMIC CHARACTERISTICS   |   |                      |              |                      |                          |                          |
| Input Capacitance   |   | C <sub>iss</sub>     | -            | 1050                 | 1470                     | pF                       |
| Output Capacitance  | $(V_{DS} = 24 V_{dc}, V_{GS} = 0 V f = 1 MHz)$                        | C <sub>oss</sub>     | -            | 394                  | 550                      |                          |
| Transfer Capacitance  |   | C <sub>rss</sub>     | -            | 88                   | 120                      |                          |
| SWITCHING CHARACTERISTICS (No   | te 5)   |                      |              |                      |                          |                          |
| Turn–On Delay Time  |   | t <sub>d</sub> (on)  | 1            | 11.2                 | 20                       | ns                       |
| Rise Time   | $(V_{GS} = 5 V_{dc}, V_{DD} = 10 V_{dc},$                             | tr                   | I            | 52                   | 100                      |                          |
| Turn–Off Delay Time   | $I_D = 30 \text{ A}_{dc}, \text{ R}_G = 3 \Omega$                     | t <sub>d</sub> (off) | -            | 10                   | 20                       |                          |
| Fall Time   |   | tf                   | 1            | 4                    | 10                       |                          |
| Gate Charge   |   | QT                   | -            | 8.4                  | 12                       | nC                       |
|   | $(V_{GS} = 4.5 V_{dc}, I_D = 30 A_{dc}, V_{DS} = 10 V_{dc})$ (Note 4) | Q <sub>1</sub>       | 1            | 3.7                  | -                        | 1                        |
|   |   | Q <sub>2</sub>       | -            | 4.04                 | .04 –                    |                          |
| SOURCE-DRAIN DIODE CHARACTE   | RISTICS   |                      |              |                      |                          |                          |
| Forward On–Voltage  |   | V <sub>SD</sub>      | -<br>-<br>-  | 0.88<br>1.10<br>0.80 | 1.2<br>-<br>-            | V <sub>dc</sub>          |
| Reverse Recovery Time   | Recovery Time t <sub>rr</sub> – 15.5 –                                |                      | ns           |                      |                          |                          |
|   | $(I_{S} = 20 A_{dc}, V_{GS} = 0 V_{dc},$                              | ta                   | _            | 12.6                 | -                        | 1                        |
|   | $dI_{S}/dt = 100 \text{ A}/\mu\text{s}$ (Note 4)                      | t <sub>b</sub>       | _            | 2.6                  | -                        | 1                        |

Reverse Recovery Stored Charge

Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
Switching characteristics are independent of operating junction temperatures.

0.005


\_

μC

 $Q_{RR}$ 

### PACKAGE DIMENSIONS

TO-220AB CASE 221A-09 **ISSUE AA** 




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

|     | INC   | HES   | MILLIN | IETERS |
|-----|-------|-------|--------|--------|
| DIM | MIN   | MAX   | MIN    | MAX    |
| Α   | 0.570 | 0.620 | 14.48  | 15.75  |
| В   | 0.380 | 0.405 | 9.66   | 10.28  |
| С   | 0.160 | 0.190 | 4.07   | 4.82   |
| D   | 0.025 | 0.035 | 0.64   | 0.88   |
| F   | 0.142 | 0.147 | 3.61   | 3.73   |
| G   | 0.095 | 0.105 | 2.42   | 2.66   |
| н   | 0.110 | 0.155 | 2.80   | 3.93   |
| J   | 0.018 | 0.025 | 0.46   | 0.64   |
| κ   | 0.500 | 0.562 | 12.70  | 14.27  |
| L   | 0.045 | 0.060 | 1.15   | 1.52   |
| Ν   | 0.190 | 0.210 | 4.83   | 5.33   |
| Q   | 0.100 | 0.120 | 2.54   | 3.04   |
| R   | 0.080 | 0.110 | 2.04   | 2.79   |
| S   | 0.045 | 0.055 | 1.15   | 1.39   |
| Т   | 0.235 | 0.255 | 5.97   | 6.47   |
| U   | 0.000 | 0.050 | 0.00   | 1.27   |
| ۷   | 0.045 |       | 1.15   |        |
| Ζ   |       | 0.080 |        | 2.04   |

STYLE 5: PIN 1. GATE

2. DRAIN 3. SOURCE 4. DRAIN

D<sup>2</sup>PAK CASE 418B-04 **ISSUE G** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI

DIMENSIONING AND TOLEHANCING PER / Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

|     | INC       | HES   | MILLIMETER |       |
|-----|-----------|-------|------------|-------|
| DIM | MIN       | MAX   | MIN        | MAX   |
| Α   | 0.340     | 0.380 | 8.64       | 9.65  |
| В   | 0.380     | 0.405 | 9.65       | 10.29 |
| С   | 0.160     | 0.190 | 4.06       | 4.83  |
| D   | 0.020     | 0.035 | 0.51       | 0.89  |
| Е   | 0.045     | 0.055 | 1.14       | 1.40  |
| F   | 0.310     | 0.350 | 7.87       | 8.89  |
| G   | 0.100 BSC |       | 2.54 BSC   |       |
| Н   | 0.080     | 0.110 | 2.03       | 2.79  |
| ſ   | 0.018     | 0.025 | 0.46       | 0.64  |
| К   | 0.090     | 0.110 | 2.29       | 2.79  |
| L   | 0.052     | 0.072 | 1.32       | 1.83  |
| Μ   | 0.280     | 0.320 | 7.11       | 8.13  |
| Ν   | 0.197 REF |       | 5.00       | REF   |
| Ρ   | 0.079 REF |       | 2.00       | REF   |
| R   | 0.039 REF |       | 0.99 REF   |       |
| S   | 0.575     | 0.625 | 14.60      | 15.88 |
| V   | 0.045     | 0.055 | 1.14       | 1.40  |

Style 2: Pin 1. gate 2. drain 3. source 4. drain

### NTB65N02R, NTP65N02R

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.