



Data Sheet

December 2001

600V, SMPS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGT1N40N60A4D is a MOS gated high voltage switching device combining the best features of a MOSFET and a bipolar transistor. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.

Formerly Developmental Type TA49349.

Ordering Information


| PART NUMBER | PACKAGE | BRAND |
|---------------|---------|----------|
| HGT1N40N60A4D | SOT-227 | 40N60A4D |

NOTE: When ordering, use the entire part number.

Features


- 100kHz Operation At 390V, 22A
- 600V Switching SOA Capability
- Typical Fall Time...... 55ns at $T_J = 125^{\circ}C$
- Low Conduction Loss

Symbol



Packaging

JEDEC STYLE SOT-227B



Fairchild CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

| 4,364,073 | 4,417,385 | 4,430,792 | 4,443,931 | 4,466,176 | 4,516,143 | 4,532,534 | 4,587,713 |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 4,598,461 | 4,605,948 | 4,620,211 | 4,631,564 | 4,639,754 | 4,639,762 | 4,641,162 | 4,644,637 |
| 4,682,195 | 4,684,413 | 4,694,313 | 4,717,679 | 4,743,952 | 4,783,690 | 4,794,432 | 4,801,986 |
| 4,803,533 | 4,809,045 | 4,809,047 | 4,810,665 | 4,823,176 | 4,837,606 | 4,860,080 | 4,883,767 |
| 4,888,627 | 4,890,143 | 4,901,127 | 4,904,609 | 4,933,740 | 4,963,951 | 4,969,027 | |

Absolute Maximum Ratings $T_{C} = 25^{\circ}C$, Unless Otherwise Noted

| | HGT1N40N60A4D | UNITS |
|--|---------------|-------------------|
| Collector to Emitter VoltageBV _{CES} | 600 | V |
| Collector Current Continuous | | |
| At T _C = 25 ^o C I _{C25} | 110 | А |
| At T _C = 110 ^o C I _{C110} | 45 | А |
| Collector Current Pulsed (Note 1) I _{CM} | 300 | А |
| Gate to Emitter Voltage ContinuousV _{GES} | ±20 | V |
| Gate to Emitter Voltage PulsedV _{GEM} | ±30 | V |
| Switching Safe Operating Area at $T_J = 150^{\circ}$ C, Figure 2 | 200A at 600V | |
| Power Dissipation Total at $T_C = 25^{\circ}C$ P_D | 298 | W |
| Power Dissipation Derating $T_C > 25^{\circ}C$ | 2.3 | W/ ^o C |
| RMS Isolation Voltage, Any Terminal To Case, t = 2sVISOL | 2500 | V |
| Operating and Storage Junction Temperature Range | -55 to 150 | °C |
| Baseplate Screw Torque 4mm Metric Screw Size | 1.5 | N-m |
| Terminal Screw Torque 4mm Metric Screw Size | 1.7 | N-m |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. Pulse width limited by maximum junction temperature.

Electrical Specifications T_J = 25°C, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|-----------------------|---|--|-----|------|------|-------|
| Collector to Emitter Breakdown Voltage | BV _{CES} | $I_{\rm C} = 250 \mu {\rm A}, V_{\rm GE} = 0 {\rm V}$ | | 600 | - | - | V |
| Collector to Emitter Leakage Current | ICES | V _{CE} = BV _{CES} | $T_J = 25^{\circ}C$ | - | - | 250 | μA |
| | | | T _J = 125 ^o C | - | - | 3.0 | mA |
| Collector to Emitter Saturation Voltage | V _{CE(SAT)} | I _C = 40A, | T _J = 25 ^o C | - | 1.7 | 2.7 | V |
| | | V _{GE} = 15V | T _J = 125 ^o C | - | 1.5 | 2.0 | V |
| Gate to Emitter Threshold Voltage | V _{GE(TH)} | $I_{C} = 250 \mu A, V_{CE} = V_{CE}$ | / _{GE} | 4.5 | 5.6 | 7 | V |
| Gate to Emitter Leakage Current | I _{GES} | $V_{GE} = \pm 20V$ | | - | - | ±250 | nA |
| Switching SOA | SSOA | | $T_J = 150^{\circ}C, R_G = 2.2\Omega, V_{GE} = 15V$ L = 100µH, V _{CE} = 600V | | - | - | A |
| Gate to Emitter Plateau Voltage | V _{GEP} | $I_{\rm C} = 40$ A, $V_{\rm CE} = 0.5$ | BV _{CES} | - | 8.5 | - | V |
| On-State Gate Charge | Q _{g(ON)} | I _C = 40A, | V _{GE} = 15V | - | 350 | 405 | nC |
| | | $V_{CE} = 0.5 \text{ BV}_{CES}$ | V _{GE} = 20V | - | 450 | 520 | nC |
| Current Turn-On Delay Time | ^t d(ON)I | $ \begin{array}{c} \text{IGBT and Diode at } T_{\text{J}} = 25^{\text{o}}\text{C} \\ \hline \\ \text{I}_{\text{CE}} = 40\text{A} \\ \hline \\ \text{V}_{\text{CE}} = 0.65 \text{ BV}_{\text{CES}} \\ \hline \\ \text{V}_{\text{GE}} = 15\text{V} \\ \hline \\ \text{R}_{\text{G}} = 2.2\Omega \\ \hline \\ \text{L} = 200\mu\text{H} \\ \hline \\ \text{Test Circuit (Figure 24)} \end{array} $ | | - | 25 | - | ns |
| Current Rise Time | t _{rl} | | | - | 18 | - | ns |
| Current Turn-Off Delay Time | ^t d(OFF)I | | | - | 145 | - | ns |
| Current Fall Time | t _{fl} | | | - | 35 | - | ns |
| Turn-On Energy (Note 3) | E _{ON1} | | | - | 400 | - | μJ |
| Turn-On Energy (Note 3) | E _{ON2} | | | | 850 | - | μJ |
| Turn-Off Energy (Note 2) | E _{OFF} | - | | - | 370 | - | μJ |
| Current Turn-On Delay Time | ^t d(ON)I | | IGBT and Diode at $T_J = 125^{\circ}C$ | | 27 | - | ns |
| Current Rise Time | t _{rl} | $I_{CE} = 40A$ $V_{CE} = 0.65 \text{ BV}_{CES}$ | | - | 20 | - | ns |
| Current Turn-Off Delay Time | t _{d(OFF)} I | $ \begin{array}{c} V_{CE} = 0.03 \text{ BV}_{CES} \\ V_{GE} = 15V \\ R_{G} = 2.2\Omega \\ L = 200\mu\text{H} \\ Test Circuit (Figure 24) \end{array} $ | | - | 185 | 225 | ns |
| Current Fall Time | t _{fl} | | | - | 55 | 95 | ns |
| Turn-On Energy (Note3) | E _{ON1} | | | - | 400 | - | μJ |
| Turn-On Energy (Note 3) | E _{ON2} | | | - | 1220 | 1400 | μJ |
| Turn-Off Energy (Note 2) | E _{OFF} | | | - | 660 | 775 | μJ |
| Diode Forward Voltage | V _{EC} | I _{EC} = 40A | | - | 2.25 | 2.7 | V |

| Electrical Specifications T _J | I = 25 ^o C, Unless Otherwise Specified | (Continued) |
|--|---|-------------|
|--|---|-------------|


| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | ТҮР | MAX | UNITS |
|-------------------------------------|------------------|--|-----|-----|------|-------|
| Diode Reverse Recovery Time | t _{rr} | $I_{EC} = 40A$, $dI_{EC}/dt = 200A/\mu s$ | - | 48 | 55 | ns |
| Thermal Resistance Junction To Case | R _{θJC} | IGBT | - | - | 0.42 | °C/W |
| | | Diode | - | - | 1.8 | °C/W |

NOTES:


 Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

3. Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E_{ON1} is the turn-on loss of the IGBT only. E_{ON2} is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T_J as the IGBT. The diode type is specified in Figure 20.

Typical Performance Curves (Unless Otherwise Specified)












FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT




FIGURE 9. TURN-ON DELAY TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT





FIGURE 10. TURN-ON RISE TIME vs COLLECTOR TO EMITTER CURRENT









FIGURE 13. TRANSFER CHARACTERISTIC








FIGURE 12. FALL TIME vs COLLECTOR TO EMITTER CURRENT




FIGURE 14. GATE CHARGE WAVEFORMS








FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE
















FIGURE 18. COLLECTOR TO EMITTER ON-STATE VOLTAGE vs GATE TO EMITTER VOLTAGE




FIGURE 20. RECOVERY TIMES vs FORWARD CURRENT





FIGURE 22. STORED CHARGE vs RATE OF CHANGE OF CURRENT





Test Circuit and Waveforms




FIGURE 24. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 25. SWITCHING TEST WAVEFORMS

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. **Gate Termination** The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.


 f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 21. Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JM} . $t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by f_{MAX2} = (P_D - P_C)/(E_OFF + E_ON2). The allowable dissipation (P_D) is defined by P_D = (T_{JM} - T_C)/R_{\theta JC}. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by P_C = (V_CE x I_CE)/2.

 E_{ON2} and E_{OFF} are defined in the switching waveforms shown in Figure 21. E_{ON2} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero ($I_{CE} = 0$).

SOT-227B

ISOTOP PACKAGE



| | INCHES | | INCHES MILLIMETERS | | |
|--------|--------|-------|--------------------|-------|-------|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| А | 1.240 | 1.255 | 31.50 | 31.88 | - |
| В | 0.310 | 0.322 | 7.87 | 8.18 | - |
| С | 0.163 | 0.169 | 4.14 | 4.29 | - |
| D | 0.163 | 0.169 | 4.14 | 4.29 | - |
| E | 0.165 | 0.169 | 4.19 | 4.29 | - |
| F | 0.588 | 0.594 | 14.99 | 15.09 | - |
| G | 1.186 | 1.192 | 30.12 | 30.28 | - |
| Н | 1.494 | 1.504 | 37.95 | 38.20 | - |
| I | 0.976 | 0.986 | 24.79 | 25.04 | - |
| J | 0.472 | 0.480 | 11.99 | 12.19 | - |
| К | 0.372 | 0.378 | 9.45 | 9.60 | - |
| L | 0.030 | 0.033 | 0.76 | 0.84 | - |
| М | 0.495 | 0.506 | 12.57 | 12.85 | - |
| Ν | 0.990 | 1.000 | 25.15 | 25.40 | - |
| 0 | 0.080 | 0.084 | 2.03 | 2.13 | - |
| Р | 0.108 | 0.124 | 2.74 | 3.15 | - |
| Q | 1.049 | 1.059 | 26.64 | 26.90 | - |
| R | 0.164 | 0.174 | 4.16 | 4.42 | - |
| S | 0.186 | 0.191 | 4.72 | 4.85 | - |

Rev. 0 8/00

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
|---------------------------|---|
| First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |
| | In Design First Production Full Production |

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.