SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS180 - AUGUST 1979 - REVISED MARCH 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)

description


These octal buffers and line drivers are designed to have the performance of the popular SN54LS240/ SN74LS240 series and, at the same time, offer a pinout having the inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.


The three-state control gate is a 2-input NOR such that if either $\overline{G1}$ or $\overline{G2}$ are high, all eight outputs are in the high-impedance state.

The 'LS540 offers inverting data and the 'LS541 offers true data at the outputs.


The SN54LS540 and SN54LS541 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS540 and SN74LS541 are characterized for operation from 0° C to 70° C.

TYPE	RATED ¹ OL (SINK	RATED ¹ OH (SOURCE	TYPICAL DISSIP/ (ENAB	ATION
	CURRENT)	CURRENT)	'LS540	'LS541
SN54LS'	12 mA	— 12 mA	92.5 mW	120 mW
SN74LS'	24 mA	— 15 mA	92.5 mW	120 mW







PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



G1 1 20 VCC A1 2 19 G2 A2 3 18 Y1 A3 4 17 Y2 A4 5 16 Y3 A5 6 15 Y4 A6 7 14 Y5 A7 8 13 Y6 A8 9 12 Y7 GND 10 11 Y8
--

SN54LS540, SN54LS541 . . . FK PACKAGE (TOP VIEW)







Copyright © 1988, Texas Instruments Incorporated

SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS180 - AUGUST 1979 - REVISED MARCH 1988


logic symbols[†]






[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





'LS541

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Operating free-air temperature range:	SN54LS540, SN54LS541
	SN74LS540, SN74LS5410°C to 70°C
Storage temperature range	-65° C to 150° C

NOTE 1: Voltage values are with respect to the network ground terminal.



SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDLS180 - AUGUST 1979 - REVISED MARCH 1988

recommended operating conditions

DADAMETED		SN54LS			UNIT		
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			- 12			- 15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, T _A	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER			outionist		SN54LS	,		SN74LS	•	
	PARAMETER		TEST CON	DITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input volta	age			2			2			V
VIL	Low-level input voltage						0.6			0.6	V
VIK	Input clamp voltage		$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$			-1.5			- 1.5	V
	Hysteresis (V _{T+} -	∨ _{T -})	$V_{CC} = MIN$		0.2	0.4		0.2	0.4		V
Varia	VOH High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = V_{IL} max,$	$V_{IH} = 2 V,$ $I_{OH} = -3 mA$	2.4	3.4		2.4	3.4		N/
∨он			$V_{CC} = MIN,$ $V_{IL} = 0.5 V,$	$V_{IH} = 2V,$	2			2			V
Voi	Low-level output vo	tage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	l _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VUL			$V_{IL} = V_{IL} max$	$I_{OL} = 24 \text{ mA}$					0.35	0.5	v
lozн	Off-state output cur high-level voltage ap		$V_{CC} = MAX,$ $V_{IH} = 2 V,$	1			20			20	
IOZL	Off-state output cur low-level voltage ap		$V_{IL} = V_{IL} max$	V ₀ = 0.4 V			- 20			- 20	μΑ
1	Input current at max input voltage	kimum	V _{CC} = MAX,	V _I = 7 V			0.1			0.1	mA
ЧΗ	High-level input curr	ent, any input	$V_{CC} = MAX,$	V ₁ = 2.7 V			20			20	μA
ηL	Low-level input curr	ent	$V_{CC} = MAX,$	$V_{1} = 0.4 V$			-0.2			-0.2	mA
los	Short-circuit output	current [§]	V _{CC} = MAX		-40		-225	-40		- 225	mA
		Quetro ta biab		'LS540		13	25		13	25	
	Supply surrept			'LS541		18	32		18	32	
100			$V_{CC} = MAX,$	'LS540		24	45		24	45	mA
lcc	Supply current Outputs low	Outputs open	'LS541		30	52		30	52		
		All outputs		'LS540		30	52		30	52	
		disabled		'LS541		32	55		32	55	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDLS180 - AUGUST 1979 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = $25 \,^{\circ}$ C

	PARAMETER	TEST CO	TEST CONDITIONS				′LS541			UNIT
		1231 00	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT	
tplh	Propagation delay time, low-to-high-level output	:			9	15		9	15	ns
tphl	Propagation delay time, high-to-low-level output	C _L = 45 pF, See Note 2	$R_{L} = 667 \ \Omega,$		9	15		10	18	ns
tPZL	Output enable time to low level				25	38		25	38	ns
^t PZH	Output enable time to high level				15	25		20	32	ns
tPLZ	Output disable time from low level	CL = 5 pF,	$R_L = 667 \Omega$,		10	18		10	18	ns
^t PHZ	Output disable time from high level	See Note 2			15	25		18	29	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





7-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
84155012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	84155012A SNJ54LS 540FK	Samples
8415501RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415501RA SNJ54LS540J	Samples
8415501RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415501RA SNJ54LS540J	Samples
8415601SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415601SA SNJ54LS541W	Samples
8415601SA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415601SA SNJ54LS541W	Samples
JM38510/32404B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32404B2A	Samples
JM38510/32404B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32404B2A	Samples
JM38510/32404BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32404BRA	Samples
JM38510/32404BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32404BRA	Samples
JM38510/32405BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32405BRA	Samples
JM38510/32405BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32405BRA	Samples
M38510/32404B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32404B2A	Samples
M38510/32404B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32404B2A	Samples
M38510/32404BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32404BRA	Samples
M38510/32404BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32404BRA	Samples
M38510/32405BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32405BRA	Samples



PACKAGE OPTION ADDENDUM

7-Feb-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
M38510/32405BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32405BRA	Sample
SN54LS540J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS540J	Sample
SN54LS540J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS540J	Sample
SN54LS541J	ACTIVE	CDIP	J	20	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS541J	Sample
SN54LS541J	ACTIVE	CDIP	J	20	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS541J	Sample
SN74LS540DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS540	Sample
SN74LS540N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS540N	Sample
SN74LS540N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS540N	Sampl
SN74LS540NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS540	Sampl
SN74LS540NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS540	Sample
SN74LS541DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sampl
SN74LS541DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sampl
SN74LS541DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sampl
SN74LS541DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sampl
SN74LS541DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sample



PACKAGE OPTION ADDENDUM

7-Feb-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
SN74LS541DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS541	Sample
SN74LS541N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS541N	Sample
SN74LS541N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS541N	Sample
SN74LS541NE4	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS541N	Sample
SN74LS541NE4	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS541N	Sample
SN74LS541NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS541	Sample
SN74LS541NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS541	Sample
SN74LS541NSRG4	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS541	Sample
SN74LS541NSRG4	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS541	Sample
SNJ54LS540FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	84155012A SNJ54LS 540FK	Sample
SNJ54LS540FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	POST-PLATE	N / A for Pkg Type	-55 to 125	84155012A SNJ54LS 540FK	Sample
SNJ54LS540J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415501RA SNJ54LS540J	Sample
SNJ54LS540J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415501RA SNJ54LS540J	Sample
SNJ54LS541J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS541J	Sample
SNJ54LS541J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS541J	Sample
SNJ54LS541W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415601SA SNJ54LS541W	Sample
SNJ54LS541W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8415601SA SNJ54LS541W	Sample

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





www.ti.com

7-Feb-2021

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS540, SN54LS541, SN74LS540, SN74LS541 :

• Catalog: SN74LS540, SN74LS541

• Military: SN54LS540, SN54LS541

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PACKAGE OPTION ADDENDUM

7-Feb-2021

Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS540DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LS540DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS540NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS541NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS540DBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74LS540DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS540NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS541NSR	SO	NS	20	2000	367.0	367.0	45.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated