

### Description

The  $\mu$ PD71084 is a clock pulse generator/driver for microprocessors including the V20<sup>®</sup> and V30<sup>®</sup> and their peripherals using NEC's high-speed CMOS technology.

### Features

- CMOS technology
- Clock pulse generator/driver for  $\mu$ PD70108/70116 or other CMOS or NMOS CPUs and their peripherals
- Frequency source can be crystal or external clock input
- Reset signal with Schmitt-trigger circuit for CPU or peripherals
- Bus ready signal with two-bus system synchronization
- Clock synchronization with other  $\mu$ PD71084s
- Single +5 V  $\pm$  10% power supply
- Industrial temperature range: -40 to +85°C


### Ordering Information

Part Number	CLK Out, Max	Package
$\mu$ PD71084C-8	8 MHz	18-pin plastic DIP
C-10	10 MHz	
G-8	8 MHz	20-pin plastic SOP


V20 and V30 are registered trademarks of NEC Corporation.

### Pin Configurations

#### 18-Pin Plastic DIP



#### 20-Pin Plastic SOP



**Pin Identification**

Symbol	Function
CKSYN	Clock synchronization input
PRCLK	Peripheral clock output
$\overline{REN1}$	Bus ready enable input 1
RDY1	Bus ready input 1
READY	Ready output
RDY2	Bus ready input 2
$\overline{REN2}$	Bus ready enable input 2
CLK	Processor clock output
$V_{SS}$	Ground potential
RESET	Reset output
$\overline{RESIN}$	Reset input
OSC	Oscillator output
$F/\overline{X}$	External frequency source/crystal select
EXFS	External frequency source input
$\overline{RDYSYN}$	Ready synchronization select input
X2	Crystal input
X1	Crystal input
$V_{DD}$	+5 V power supply
NC	No connection

**PIN FUNCTIONS****X1, X2 (Crystal)**

When the  $F/\overline{X}$  input is low, a crystal connected to X1 and X2 will be the frequency source to generate clocks for a CPU and its peripherals. The crystal frequency should be three times the frequency of CLK.

**EXFS (External Frequency)**

EXFS is the external frequency input in the external TTL frequency source mode ( $F/\overline{X}$  high). A TTL-level clock signal three times the frequency of the CLK output should be used for the source.

 **$F/\overline{X}$  (Frequency/Crystal Select)**

$F/\overline{X}$  input selects whether an external TTL-level input or an external crystal input is the frequency source of the CLK output. When  $F/\overline{X}$  is low, CLK is generated from the crystal connected to X1 and X2. When  $F/\overline{X}$  is high, CLK is generated from an external TTL-level frequency input on the EXFS pin. At the same time, the internal oscillator circuit will stop and the OSC output will be high.

**CLK (Processor Clock)**

CLK output supplies the CPU and its local bus peripherals. CLK is a 33% duty cycle clock, one-third the frequency of the frequency source. The CLK output is +0.4 V higher than the other outputs.

**PRCLK (Peripheral Clock)**

PRCLK output supplies a 50% duty cycle clock at one-half the CLK frequency to drive peripheral devices.

**OSC (Oscillator)**

OSC outputs a signal at the same frequency as the crystal input. When EXFS is selected, the OSC output is powered down, and its output will be high.

**CKSYN (Clock Synchronization)**

CKSYN input synchronizes one μPD71084 to other μPD71084s. A high level at CKSYN resets the internal counter, and a low level enables it to count.

 **$\overline{RESIN}$  (Reset)**

This Schmitt-trigger input generates the RESET output. It is used as a power-on reset.

**RESET (Reset)**

This output is a reset signal for the CPU. Reset timing is provided by the  $\overline{RESIN}$  input to a Schmitt-trigger input gate and a flip-flop which will synchronize the reset timing to the falling edge of CLK. Power-on reset can be provided by a simple RC circuit on the  $\overline{RESIN}$  input.

**RDY1, RDY2 (Bus Ready)**

A peripheral device drives the RDY1 or RDY2 inputs to signal that the data on the system bus has been received or is ready to be sent.  $\overline{REN1}$  and  $\overline{REN2}$  enable the RDY1 and RDY2 signals.

 **$\overline{REN1}$ ,  $\overline{REN2}$  (Address Enable)**

$\overline{REN1}$  and  $\overline{REN2}$  inputs qualify their respective RDY inputs.

 **$\overline{RDYSYN}$  (Ready Synchronization Select)**

$\overline{RDYSYN}$  input selects the mode of READY signal synchronization. A low-level signal makes the synchronization a two-step process. Two-step synchronization is used when RDY1 or RDY2 are not synchronized to the microprocessor clock and therefore cannot be guaranteed to meet the READY setup time. A high-level signal makes synchronization a one-step process. One-step



**ELECTRICAL SPECIFICATIONS****Absolute Maximum Ratings** $T_A = 25^\circ\text{C}; V_{SS} = 0\text{ V}$ 

Power supply voltage, $V_{DD}$	-0.5 to + 7.0 V
Input voltage, $V_I$	-1.0 V to $V_{DD} + 1.0\text{ V}$
Output voltage, $V_O$	-0.5 V to $V_{DD} + 0.5\text{ V}$
Operating temperature, $T_{OPT}$	-40 to +85°C
Storage temperature, $T_{STG}$	-65 to +150°C
Power dissipation, $P_D$ (DIP)	500 mW
Power dissipation, $P_D$ (SOP)	200 mW

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

**DC Characteristics** $T_A = -40\text{ to }+85^\circ\text{C}; V_{DD} = 5\text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Max	Unit	Conditions
Input voltage, high	$V_{IH}$	2.2		V	
			2.6	V	$\overline{\text{RESIN}}$ input
Input voltage, low	$V_{IL}$		0.8	V	
Output voltage, high	$V_{OH}$	$V_{DD} - 0.4$		V	CLK output, $I_{OH} = -4\text{ mA}$
			$V_{DD} - 0.8$	V	$I_{OH} = -4\text{ mA}$
Output voltage, low	$V_{OL}$		0.45	V	$I_{OL} = 4\text{ mA}$
Input leakage current	$I_{IN}$	-1.0	1.0	$\mu\text{A}$	
		-400	1.0	$\mu\text{A}$	$\overline{\text{RDYSYN}}$ input
$\overline{\text{RESIN}}$ hysteresis		0.25		V	
Power supply current (static)	$I_{DD}$		200	$\mu\text{A}$	
Power supply current (dynamic)	$I_{DDdyn}$		30	mA	$f_{in} = 24\text{ MHz}$

**Capacitance** $T_A = 25^\circ\text{C}; V_{DD} = +5\text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Conditions
Input capacitance	$C_{in}$		12	pF	$f = 1\text{ MHz}$

## AC Characteristics

T<sub>A</sub> = -40 to +85°C; V<sub>DD</sub> 5 V ±10%

Parameter	Symbol	Min	Max	Unit	Conditions
EXFS high	t <sub>EHHL</sub>	16		ns	At 2.2 V
EXFS low	t <sub>LEHL</sub>	16		ns	At 0.8 V
EXFS period	t <sub>ELEL</sub>	40		ns	
XTAL frequency		12	25	MHz	
RDY1, 2 setup to CLK ↓	t <sub>R1VCL</sub> t <sub>R1VCH</sub>	35		ns	
RDY1, 2 hold to CLK ↓	t <sub>CLR1X</sub>	0		ns	
RDYSYN setup to CLK ↓	t <sub>RSYVCL</sub>	50		ns	
RDYSYN hold to CLK	t <sub>CLRSYX</sub>	0		ns	
REN1, 2 setup to RDY1, 2	t <sub>A1R1V</sub>	15		ns	
REN1, 2 hold to CLK ↓	t <sub>CLA1X</sub>	0		ns	
CKSYN setup to EXFS	t <sub>YHEH</sub>	20		ns	
CKSYN hold to EXFS	t <sub>EHYL</sub>	20		ns	
CKSYN width	t <sub>YHYL</sub>	2t <sub>ELEL</sub>		ns	
RESIN setup to CLK	t <sub>I1HCL</sub>	65		ns	
RESIN hold to CLK	t <sub>CL1H</sub>	20		ns	
CLK cycle period	t <sub>CLCL</sub>	125		ns	
CLK high	t <sub>CHCL</sub>	41		ns	3 V, f <sub>OSC</sub> = 24 MHz (Note 1)
		1/3 (t <sub>CLCL</sub> ) + 2		ns	1.5 V, f <sub>OSC</sub> ≤ 24 MHz (Note 2)
CLK low	t <sub>CLCH</sub>	68		ns	1.5 V, f <sub>OSC</sub> = 24 MHz (Note 1)
		2/3 (t <sub>CLCL</sub> ) - 15		ns	1.5 V, f <sub>OSC</sub> ≤ 24 MHz (Note 2)
CLK rise and fall time	t <sub>CLH</sub> , t <sub>CHL</sub>	10		ns	1.5 to 3.5 V, 3.5 to 1.5 V
PRCLK high	t <sub>PHPL</sub>	t <sub>CLCL</sub> - 20		ns	(Note 3)
PRCLK low	t <sub>PLPH</sub>	t <sub>CLCL</sub> - 20		ns	(Note 3)
READY inactive to CLK ↓	t <sub>RYLCL</sub>	8		ns	
READY active to CLK ↑	t <sub>RYHCH</sub>	8		ns	


Parameter	Symbol	Min	Max	Unit	Conditions
CLK to RESET delay	t <sub>CLIL</sub>		40	ns	
CLK to PRCLK ↑ delay	t <sub>CLPH</sub>		22	ns	
CLK to PRCLK ↓ delay	t <sub>CLPL</sub>		22	ns	
OSC CLK ↑ delay	t <sub>OLCH</sub>	-5	22	ns	
OSC CLK ↓ delay	t <sub>OLCL</sub>	2	35	ns	
Signal rise time (except CLK)	t <sub>LH</sub>		20	ns	0.8 to 2.0 V
Signal fall time (except CLK)	t <sub>HL</sub>		12	ns	2.0 to 0.8 V

### Notes:


- (1) Test points are specified in accordance with V-Series CMOS peripherals.
- (2) Test points are specified in accordance with the μPD8284.
- (3) t<sub>PHPL</sub> + t<sub>PLPH</sub> total must meet a minimum of 250 ns.

## Timing Waveforms


### AC Test Input (Except RESIN)




### AC Test Output (Except CLK)




### CLK Output




**CLK, RESET Signals**




## READY Pin ( $\overline{RDSYN} = \text{High}$ )




## READY Pin ( $\overline{RDSYN} = \text{Low}$ )




**Test Circuit for CLK High or Low Time  
(Crystal Oscillation Mode)**




**Test Circuit for CLK to READY  
(EXFS Oscillation Mode)**



**Test Circuit for CLK to READY  
(Crystal Oscillation Mode)**



**Loading Circuits**



**Test Circuit for CLK High or Low Time  
(EXFS Oscillation Mode)**

