



ISO²-CMOS MT8870 Integrated DTMF Receiver

Features

- Complete DTMF receiver
- Low power consumption
- Internal gain setting amplifier
- Adjustable guard time
- Central Office Quality

Applications

- Paging systems
- Repeater systems/mobile radio
- Credit card systems
- Remote Control
- Personal Computers

Description

The MT8870 is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions, fabricated in Mitel's double poly ISO²-CMOS technology. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting

9161-002-031-NA SSUE 2 January 1985

Pin Connections

IN +	1	18	VDD
IN -	2	17	ST-GT
GS	3	16	EST
VREF	4	15	S-D
IC*	5	14	Q4
IC*	6	13	Q3
OSC1	7	12	Q2
OSC2	8	11	Q1
VSS	9	10	TOE

*connect to VSS

Ordering Information

MT8870BE 18 PIN PLASTIC
MT8870BC 18 PIN CERDIP

techniques to detect and decode all 16 DTMF tone-pairs into a 4-bit code. External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched 3-state bus interface.




Figure 1. Functional Block Diagram

MT8870 ISO2-CMOS

Absolute Maximum Ratings†

	Parameter	Symbol	Min	Max	Units
1	Power supply voltage $V_{DD}-V_{SS}$			6	V
2	Voltage on any pin		$V_{SS}-0.3$	$V_{DD} + 0.3$	V
3	Current at any pin			10	mA
4	Operating temperature		-40	+85	°C
5	Storage temperature		-65	+150	°C
6	Package power dissipation			1000	mW

† Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
 Derate above 75 °C at 16 mW / °C All leads soldered to board.

DC Electrical Characteristics

		Characteristics	Sym	Min	Typ‡	Max	Units	Test Conditions†
1 2 3	S U P P L Y	Operating supply voltage		4.75	5.0	5.25	V	
		Operating supply current	I_{DD}		3.0	9.0	mA	
		Power consumption	P_O		15	45	mW	$f = 3.58\text{MHz}; V_{DD} = 5\text{V}$
4 5 6 7 8 9	I N P U T S	High level input	V_{IH}	3.5			V	
		Low level input voltage	V_{IL}			1.5	V	
		Input leakage current	I_{IH}/I_{IL}		0.1		μA	$V_{IN} = V_{SS} \text{ or } V_{DD}$
		Pull up (source) current	I_{SO}		7.5	15	μA	TOE (pin 10) = 0V
		Input impedance (IN+, IN-)	R_{IN}		10		$\text{M}\Omega$	@ 1 kHz
		Steering threshold voltage	V_{TS}	2.2		2.5	V	
10 11 12 13 14 15	O U T P U T S	Low level output voltage	V_{OL}			0.03	V	No load
		High level output voltage	V_{OH}	4.97			V	No load
		Output low (sink) current	I_{OL}	1	2.5		mA	$V_{OUT} = 0.4\text{V}$
		Output high (source) current	I_{OH}	0.4	0.8		mA	$V_{OUT} = 4.6\text{V}$
		V_{Ref} output voltage	V_{Ref}	2.4		2.8	V	No load
		V_{Ref} output resistance	R_{OR}		10		$\text{K}\Omega$	

‡ Typical figures are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
 † $V_{DD} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$. Voltages are with respect to ground (V_{SS}) unless otherwise stated.

Operating Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated
Gain Setting Amplifier

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions
1	Input leakage current	I _{IN}		100		nA	V _{SS} ≤ V _{IN} ≤ V _{DD}
2	Input resistance	R _{IN}		10		MΩ	
3	Input offset voltage	V _{OS}		25		mV	
4	Power suply rejection	PSRR		60		dB	1 KHz
5	Common mode rejection	CMRR		60		dB	-3.0V ≤ V _{IN} ≤ 3.0V
6	DC open loop voltage gain	A _{VOL}		65		dB	
7	Open loop unity gain bandwidth	f _C		1.5		MHz	
8	Output voltage swing	V _O		4.5		V _{pp}	R _L ≥ 100KΩ to V _{SS}
9	Maximum capacitive load (GS)	C _L		100		pF	
10	Maximum resistive load (GS)	R _L		50		KΩ	
11	Common mode range	V _{CM}		3.0		V _{DD}	No Load

[†] V_{DD} = 5 V, V_{SS} = 0 V, T_A = 25° C

[‡] Typical figures are at 25° C and are for design aid only: not guaranteed and not subject to production testing

AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym	Min	Typ [†]	Max	Units	Notes
1	Valid input signal levels (each tone of composite signal)		-29			dBm	1,2,3,5,6,9
			27.5			mV _{RMS}	1,2,3,5,6,9
					+1	dBm	1,2,3,5,6,9
					883	mV _{RMS}	1,2,3,5,6,9
2	Positive twist accept			10		dB	2,3,6,9
3	Negative twist accept			10		dB	2,3,6,9
4	Freq. deviation accept		± 1.5% ± 2Hz			Nom.	2,3,5,9
5	Freq. deviation reject		± 3.5%			Nom.	2,3,5,9
6	Third tone tolerance			-16		dB	2,3,4,5,9,10
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial tone tolerance			+22		dB	2,3,4,5,8,9,11

[†] V_{DD} = 5 V, V_{SS} = 0, T_A = 25° C and f_C = 3.579545 MHz using test circuit shown in Figure 2

NOTES

- 1 dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
- 2 Digit sequence consists of all DTMF tones
- 3 Tone duration = 40 ms, tone pause = 40 ms.
- 4 Signal condition consists of nominal DTMF frequencies
- 5 Both tones in composite signal have an equal amplitude
- 6 Tone pair is deviated by ± 1.5% ± 2Hz.
- 7 Bandwidth limited (3KHz) Gaussian noise
- 8 The precise dial tone frequencies are (350 Hz and 440 Hz) ± 2%
- 9 For an error rate of better than 1 in 10,000
- 10 Referenced to lowest level frequency component in DTMF signal
- 11 Referenced to the minimum valid accept level

MT8870 ISO2-CMOS

AC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym	Min	Typ [‡]	Max	Units	Test Conditions	
1 2 3 4 5 6	T I M I N G	Tone present detect time	t _{DP}	5	11	14	ms	see Figure 3
		Tone absent detect time	t _{DA}	0.5	4	8.5	ms	see Figure 3
		Tone duration accept	t _{REC}			40	ms	User adjustable
		Tone duration reject	t _{REC}	20			ms	User adjustable
		Interdigit pause accept	t _{ID}			40	ms	User adjustable
		Interdigit pause reject	t _{DO}	20			ms	User adjustable
7 8 9 10 11	O U T P U T S	Propagation delay (St to Q)	t _{PQ}	8	11	μs	TOE = V _{DD}	
		Propagation delay (St to StD)	t _{PStD}	12		μs	TOE = V _{DD}	
		Output data set up (Q to StD)	t _{QStD}	3.4		μs	TOE = V _{DD}	
		Propagation delay (TOE to Q ENABLE)	t _{PTE}	50		ns	RL = 10KΩ CL = 50 pF	
		Propagation delay (TOE to Q DISABLE)	t _{PTD}	300		ns	RL = 10KΩ CL = 50 pF	
26 27 28 29 30	C L O C K	Crystal /clock frequency	f _C	3.5759	3.5795	3.5831	MHz	
		Clock input rise time	t _{LHCL}			110	ns	Ext. clock
		Clock input fall time	t _{HLCL}			110	ns	Ext. clock
		Clock input duty cycle	DC _{CL}	40	50	60	%	Ext. clock
		Capacitive load (OSC2)	C _{LO}			30	pF	

[†]V_{DD} = 5V, V_{SS} = 0V, T_A = 25°C and f_C = 3.579545 MHz, using test circuit in Figure 2

[‡]Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing




Figure 2. Single Ended Input Configuration

Pin Description

Pin #	Name	Description
1	IN +	Non-inverting op-amp input.
2	IN-	Inverting op-amp input.
3	GS	Gain select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	V _{REF}	Reference voltage output, nominally V _{DD} /2 is used to bias inputs at mid-rail (see Fig.2).
5	IC	Internal connection. Must be tied to V _{SS} .
6	IC	Internal connection. Must be tied to V _{SS} .
7	OSC1	Clock input.
8	OSC2	Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit.
9	V _{SS}	Negative power supply input.
10	TOE	3- state output enable (input). Logic high enables the outputs Q1-Q4. Internal pull up.
11-14	Q1-Q4	3-state data outputs. When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Fig. 5).
15	StD	Delayed steering output. Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/Gt falls below V _{TSt} .
16	ES _t	Early steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ES _t to return to a logic low.
19	St/GT	Steering input/guard time output (bi-directional). A voltage greater than V _{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ES _t and the voltage on St.
18	V _{DD}	Positive power supply input.

MT8870 ISO2-CMOS




Figure 3. Timing Diagram

Functional Description

The MT8870 monolithic DTMF receiver offers small size, low power consumption and high performance. Its architecture consists of a bandsplit filter section, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

Filter Section

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor band pass filters, the band-widths of which correspond to the low and high group frequencies. The filter section also incorporates notches at 350 and 440 Hz for exceptional dial tone rejection (see Fig. 4). Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

Decoder Section

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone

simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see "Steering Circuit").

Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v_c (see Fig. 6) to rise as the capacitor discharges.

Provided signal condition is maintained (ESt remains high) for the validation period (t_{GT0}), v_c reaches the threshold (V_{TS}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Fig. 5) into the output latch. At this point the GT output is activated and drives v_c to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to




Figure 4. Filter Response

MT8870 ISO2-CMOS

FLOW	FHIGH	NO	TOE	Q4	Q3	Q2	Q1
697	1209	1	H	0	0	0	1
697	1336	2	H	0	0	1	0
697	1477	3	H	0	0	1	1
770	1209	4	H	0	1	0	0
770	1336	5	H	0	1	0	1
770	1477	6	H	0	1	1	0
852	1209	7	H	0	1	1	1
852	1336	8	H	1	0	0	0
852	1477	9	H	1	0	0	1
941	1336	0	H	1	0	1	0
941	1209	*	H	1	0	1	1
941	1477	#	H	1	1	0	0
697	1633	A	H	1	1	0	1
770	1633	B	H	1	1	1	0
852	1633	C	H	1	1	1	1
941	1633	D	H	0	0	0	0
-	-	ANY	L	Z	Z	Z	Z

L = LOGIC LOW, H = LOGIC HIGH, Z = HIGH IMPEDANCE
Figure 5. Functional Decode Table




Figure 6. Basic Steering Circuit

validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop out) too short to be considered a valid pause. This facility, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Guard Time Adjustment

In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Fig. 6 is applicable. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$

$$t_{ID} = t_{DA} + t_{GTA}$$

The value of t_{DP} is a device parameter (see table) and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 μ F is recommended for most applications, leaving R to be selected by the designer.

Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DP} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 7.

Differential Input Configuration

The input arrangement of the MT8870 provides a differential-input operational amplifier as well as a bias source (V_{REF}) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Fig. 2 with the op-amp connected for unity gain and V_{REF} biasing the input at $\frac{1}{2}V_{DD}$. Fig. 8 shows the differential configuration, which permits the




Figure 7. Guard Time Adjustment

adjustment of gain with the feedback resistor R_5 .

Crystal Oscillator

The internal clock circuit is completed with the addition of an external 3.58 MHz crystal and is normally connected as shown in Figure 2 (Single Ended Input Configuration). However, it is possible to configure several MT8870 devices employing only a single oscillator crystal. The oscillator output of the first device in the chain is coupled through a 30 pF capacitor to the oscillator input (OSC1) of the next device. Subsequent devices are connected in a similar fashion. Refer to Fig. 9 for details. The problems associated with unbalanced loading are not a concern with the arrangement shown, i.e.; precision balancing capacitors are not required.




Figure 8. Differential Input Configuration




Figure 9. Oscillator Connection